A real time control system for balancing a ball on a platform with FPGA parallel implementation

Volodymyr  Samotyy; Sergii Telenyk; Petro Kravets; Volodymyr Shymkovych; Taras Posvistak

Titles

Abstract

In this paper, a new PID-regulator based solution to the scientific and practical problem of increasing the accuracy of regulating the position of a ball on a platform in real time is proposed. A transfer function for balancing a ball on a platform is developed. A PID-regulator for balancing a ball on a platform is synthesized. A PID-regulator implementation on FPGA with parallel calculations is designed. An increased accuracy of regulating the position of a ball on a platform is approved by natural simulation.

Keywords

PID controller, FPGA, VHDL, real-time systems

Information

Information: Technical Transactions, 2018, Volume 5 Year 2018 (115), pp. 109-117

DOI: https://doi.org/10.4467/2353737XCT.18.077.8559

Article type: Original article

Titles:

Polish:

A real time control system for balancing a ball on a platform with FPGA parallel implementation

English:

A real time control system for balancing a ball on a platform with FPGA parallel implementation

Authors

Volodymyr Samotyy

Department of Automatic Control and Information Technology, Faculty of Electrical and Computer Engineering, Cracow University of Technology; Department of Computerized Automatic Systems, Lviv Polytechnic National University

Sergii Telenyk

Department of Automatic and Control in Technical Systems, National Technical University of Ukraine

Petro Kravets

Volodymyr Shymkovych

Taras Posvistak

Published at: 25.05.2018

Article status: Open

Licence: None

Percentage share of authors:

Volodymyr Samotyy (Author) - 20%

Sergii Telenyk (Author) - 20%

Petro Kravets (Author) - 20%

Volodymyr Shymkovych (Author) - 20%

Taras Posvistak (Author) - 20%

Article corrections:

-

Publication languages:

English

View count: 1536

Number of downloads: 1600

<div id="cke_pastebin"> A real time control system for balancing a ball on a platform with FPGA parallel implementation</div>

Download full text

Titles

Abstract

Keywords

Information

Authors