%0 Journal Article
%T Visualizing CPU Microarchitecture
%A Wojtowicz, Tomasz
%J Schedae Informaticae
%V 2015
%R 10.4467/20838476SI.16.017.4358
%N Volume 24
%P 197-210
%K 6502, CPU, microarchitecture, simulation, registers, pipeline, activity
%@ 1732-3916
%D 2016
%U https://ejournals.eu/en/journal/schedae-informaticae/article/visualizing-cpu-microarchitecture
%X 
	Deep understanding of microprocessor architecture, its internal structure and mechanics of its work is essential for engineers in the fields like computer science, integrated circuit design or embedded systems (including microcontrollers). Usually the CPU architecture is presented at the level of ISA, functional decomposition of the chip and data flows. In this paper we propose more tangible, interactive and effective approach to present the CPU microarchitecture. Based on the recent advancements in simulation of MOS6502, one of the most successful microprocessor of all times, that started the personal computing revolution, we present the CPU visualisation framework. The framework supports showing CPU internals at various levels (from single transistor, through logic gates, ending with registers, operation decoders and ALU). It allows for execution of real code and detailed analysis of fetch–decode–execute cycle, measurement of cycles per operation or measurement of the CPU activity factor. The analysis means provided by this framework will also enable us to propose the transistor level simulation speed improvements to the model in the future.