Wojtowicz, T. (2016). Java Based Transistor Level CPU Simulation Speedup Techniques. Schedae Informaticae, 2016, 179-195. doi: https://doi.org/10.4467/20838476SI.16.016.4357